Main Page | Report this Page
 
   
Science Forum Index  »  Electronics - Design Forum  »  Selecting Mosfets for Lowest Power Dissipation
Page 2 of 2    Goto page Previous  1, 2
Author Message
Gibbo
Posted: Sun Feb 11, 2007 9:05 pm
Guest
D from BC wrote:
Quote:
On Mon, 12 Feb 2007 00:01:56 +0000, Gibbo <gibbo@smartgauge.co.uk
wrote:

D from BC wrote:
On Sun, 11 Feb 2007 23:32:38 -0000, "john jardine"
john@jjdesigns.fsnet.co.uk> wrote:

I've never hit a sweet spot. I filter on voltage it can cope with, then
current, then price, then buy a couple.
10nF, 1nF who cares? those gate C's are really big. Bang 'em with gate
driver chips. Only killer is operating frequency.
God know why but I spent 2 hours last month with paper and calculator
looking at switch losses on a design using a pair of 80A FETs. Bought the
FETs and the calculated heatsink, built it, run fine. Within 5 minutes and
for other reasons I'd changed the design to a higher Frequency and a
different switching arrangement. Those 2 hours now lost for all time. Lesson
learned was don't waste valuable time with the sums, just select on price
and keep an eye on the spice.
Interesting...
Are you saying that it's so complicated that hit and miss
determination is the faster method. Just pick the essential mosfet
specs and then compare in spice..

Select on price...Eye on spice
Nice electronic poetry... Smile
D from BC
If you look at the Rds losses and the gate capacitance losses you'll
realise you can calculate the whole lot dead easily. Then as you're
doing that you'll realise it depends not only on the frequency but also
upon the "on time" of the fet. So you can calculate the losses only as
long as you know the average on time. eg on time = 100% = no gate
capacitance losses and Rds is dominant. On time = 1% and Rds becomes
almost irrelevant and the switching losses dominate.

The Mot rule of Rds losses = to G cap losses works quite well when the
the average on time is 50%. But it's only a rule of thumb to give you a
starting point.

Yep...I got my eye on the duty...
For a given mosfet driver, it seems like this:
For low duty, then pick low gate charge to reduce Vds transient time.
For high duty, then pick low Rdson to make an efficient switch.


Correct.

Quote:
I just want to clarify that Mot rule.. (Also..what is Mot? Motorola?)

Yes. Just an abbreviation I used which I think appeared earlier in the
thread.

Quote:
Is it...
Rds pwr = Drain/Source transient switching pwr (or on/off state change
power)

Yes. But the losses increase depending how well the driver operates
obviously due to drain/gate capacitance. So both are related.

Quote:
Or
Rds pwr = Drain/Source transient pwr + gate drive power required
D from BC

No that is added in separately.

I've read some of your posts so I know you're not daft.

Imagine trying to switch on a mosfet with a 1M source impedance. The
falling drain voltage would (due to drain/gate cap) hold the gate low
for [comparatively] ages thus increasing the switching losses (negative
feedback). Effectivley the gate drive would be slow so the drain voltage
would fall slowly (thus increasing normal mosfet losses). But you
already know this.

I imagine gnome knows all the formulae. Try a new thread with smps in
the title :)

--
Gibbo

This email address isn't real.
Terry Given
Posted: Sun Feb 11, 2007 9:36 pm
Guest
Gibbo wrote:
Quote:
D from BC wrote:

On Mon, 12 Feb 2007 00:01:56 +0000, Gibbo <gibbo@smartgauge.co.uk
wrote:

D from BC wrote:

On Sun, 11 Feb 2007 23:32:38 -0000, "john jardine"
john@jjdesigns.fsnet.co.uk> wrote:

I've never hit a sweet spot. I filter on voltage it can cope with,
then
current, then price, then buy a couple.
10nF, 1nF who cares? those gate C's are really big. Bang 'em with
gate
driver chips. Only killer is operating frequency.
God know why but I spent 2 hours last month with paper and calculator
looking at switch losses on a design using a pair of 80A FETs.
Bought the
FETs and the calculated heatsink, built it, run fine. Within 5
minutes and
for other reasons I'd changed the design to a higher Frequency and a
different switching arrangement. Those 2 hours now lost for all
time. Lesson
learned was don't waste valuable time with the sums, just select on
price
and keep an eye on the spice.

Interesting... Are you saying that it's so complicated that hit and
miss
determination is the faster method. Just pick the essential mosfet
specs and then compare in spice..

Select on price...Eye on spice
Nice electronic poetry... Smile
D from BC

If you look at the Rds losses and the gate capacitance losses you'll
realise you can calculate the whole lot dead easily. Then as you're
doing that you'll realise it depends not only on the frequency but
also upon the "on time" of the fet. So you can calculate the losses
only as long as you know the average on time. eg on time = 100% = no
gate capacitance losses and Rds is dominant. On time = 1% and Rds
becomes almost irrelevant and the switching losses dominate.

The Mot rule of Rds losses = to G cap losses works quite well when
the the average on time is 50%. But it's only a rule of thumb to give
you a starting point.


Yep...I got my eye on the duty...
For a given mosfet driver, it seems like this:
For low duty, then pick low gate charge to reduce Vds transient time.
For high duty, then pick low Rdson to make an efficient switch.


Correct.

I just want to clarify that Mot rule.. (Also..what is Mot? Motorola?)


Yes. Just an abbreviation I used which I think appeared earlier in the
thread.

Is it... Rds pwr = Drain/Source transient switching pwr (or on/off
state change
power)


Yes. But the losses increase depending how well the driver operates
obviously due to drain/gate capacitance. So both are related.

Or Rds pwr = Drain/Source transient pwr + gate drive power required
D from BC


No that is added in separately.

I've read some of your posts so I know you're not daft.

Imagine trying to switch on a mosfet with a 1M source impedance. The
falling drain voltage would (due to drain/gate cap) hold the gate low
for [comparatively] ages thus increasing the switching losses (negative
feedback). Effectivley the gate drive would be slow so the drain voltage
would fall slowly (thus increasing normal mosfet losses). But you
already know this.

I imagine gnome knows all the formulae. Try a new thread with smps in
the title :)


dont forget when comparing FET Rdson to pick some Tj other than 25C.
different FETs have different Rdson-vs-Tk curves. I always normalise to
125C and go from there.

Cheers
Terry
Gibbo
Posted: Sun Feb 11, 2007 9:40 pm
Guest
Terry Given wrote:
Quote:
Gibbo wrote:
D from BC wrote:

On Mon, 12 Feb 2007 00:01:56 +0000, Gibbo <gibbo@smartgauge.co.uk
wrote:

D from BC wrote:

On Sun, 11 Feb 2007 23:32:38 -0000, "john jardine"
john@jjdesigns.fsnet.co.uk> wrote:

I've never hit a sweet spot. I filter on voltage it can cope with,
then
current, then price, then buy a couple.
10nF, 1nF who cares? those gate C's are really big. Bang 'em with
gate
driver chips. Only killer is operating frequency.
God know why but I spent 2 hours last month with paper and calculator
looking at switch losses on a design using a pair of 80A FETs.
Bought the
FETs and the calculated heatsink, built it, run fine. Within 5
minutes and
for other reasons I'd changed the design to a higher Frequency and a
different switching arrangement. Those 2 hours now lost for all
time. Lesson
learned was don't waste valuable time with the sums, just select
on price
and keep an eye on the spice.

Interesting... Are you saying that it's so complicated that hit and
miss
determination is the faster method. Just pick the essential mosfet
specs and then compare in spice..

Select on price...Eye on spice
Nice electronic poetry... Smile
D from BC

If you look at the Rds losses and the gate capacitance losses you'll
realise you can calculate the whole lot dead easily. Then as you're
doing that you'll realise it depends not only on the frequency but
also upon the "on time" of the fet. So you can calculate the losses
only as long as you know the average on time. eg on time = 100% = no
gate capacitance losses and Rds is dominant. On time = 1% and Rds
becomes almost irrelevant and the switching losses dominate.

The Mot rule of Rds losses = to G cap losses works quite well when
the the average on time is 50%. But it's only a rule of thumb to
give you a starting point.


Yep...I got my eye on the duty...
For a given mosfet driver, it seems like this:
For low duty, then pick low gate charge to reduce Vds transient time.
For high duty, then pick low Rdson to make an efficient switch.


Correct.

I just want to clarify that Mot rule.. (Also..what is Mot? Motorola?)


Yes. Just an abbreviation I used which I think appeared earlier in the
thread.

Is it... Rds pwr = Drain/Source transient switching pwr (or on/off
state change
power)


Yes. But the losses increase depending how well the driver operates
obviously due to drain/gate capacitance. So both are related.

Or Rds pwr = Drain/Source transient pwr + gate drive power required
D from BC


No that is added in separately.

I've read some of your posts so I know you're not daft.

Imagine trying to switch on a mosfet with a 1M source impedance. The
falling drain voltage would (due to drain/gate cap) hold the gate low
for [comparatively] ages thus increasing the switching losses
(negative feedback). Effectivley the gate drive would be slow so the
drain voltage would fall slowly (thus increasing normal mosfet
losses). But you already know this.

I imagine gnome knows all the formulae. Try a new thread with smps in
the title :)


dont forget when comparing FET Rdson to pick some Tj other than 25C.
different FETs have different Rdson-vs-Tk curves. I always normalise to
125C and go from there.



Damned fine point with mosfets.


--
Gibbo

This email address isn't real.
Guest
Posted: Sun Feb 11, 2007 9:43 pm
On 11 Feb, 23:49, D from BC <myrealaddr...@comic.com> wrote:
Quote:
On Sun, 11 Feb 2007 23:32:38 -0000, "john jardine"

j...@jjdesigns.fsnet.co.uk> wrote:

I've never hit a sweet spot. I filter on voltage it can cope with, then
current, then price, then buy a couple.
10nF, 1nF who cares? those gate C's are really big. Bang 'em with gate
driver chips. Only killer is operating frequency.
God know why but I spent 2 hours last month with paper and calculator
looking at switch losses on a design using a pair of 80A FETs. Bought the
FETs and the calculated heatsink, built it, run fine. Within 5 minutes and
for other reasons I'd changed the design to a higher Frequency and a
different switching arrangement. Those 2 hours now lost for all time. Lesson
learned was don't waste valuable time with the sums, just select on price
and keep an eye on the spice.

Interesting...
Are you saying that it's so complicated that hit and miss
determination is the faster method. Just pick the essential mosfet
specs and then compare in spice..

Select on price...Eye on spice
Nice electronic poetry... Smile
D from BC
(I'd missed that. Maybe before sending, I should read the stuff Smile.



Yes, let spice do the grunt work as your servant, while you figure the
overall strategies. It's not that the FET usage is complicated, it's
more that's it can be tantalisingly easy to sit down and spend time
doing a complete 'carved in Granite' electrical/mechanical FET design
on paper, building it and then finding real world 'minor' factors
need taking care of that could only have turned up in some long winded
tolerancing episode. E.g fitting some readily available value for a
clock cap' moves the FETs and (say) switching inductors into
occasional discontinuous cycles.
john
Gibbo
Posted: Sun Feb 11, 2007 9:45 pm
Guest
john@jjdesigns.fsnet.co.uk wrote:
Quote:
On 11 Feb, 23:49, D from BC <myrealaddr...@comic.com> wrote:
On Sun, 11 Feb 2007 23:32:38 -0000, "john jardine"

j...@jjdesigns.fsnet.co.uk> wrote:

I've never hit a sweet spot. I filter on voltage it can cope with, then
current, then price, then buy a couple.
10nF, 1nF who cares? those gate C's are really big. Bang 'em with gate
driver chips. Only killer is operating frequency.
God know why but I spent 2 hours last month with paper and calculator
looking at switch losses on a design using a pair of 80A FETs. Bought the
FETs and the calculated heatsink, built it, run fine. Within 5 minutes and
for other reasons I'd changed the design to a higher Frequency and a
different switching arrangement. Those 2 hours now lost for all time. Lesson
learned was don't waste valuable time with the sums, just select on price
and keep an eye on the spice.
Interesting...
Are you saying that it's so complicated that hit and miss
determination is the faster method. Just pick the essential mosfet
specs and then compare in spice..

Select on price...Eye on spice
Nice electronic poetry... Smile
D from BC
(I'd missed that. Maybe before sending, I should read the stuff Smile.


Yes, let spice do the grunt work as your servant, while you figure the
overall strategies. It's not that the FET usage is complicated, it's
more that's it can be tantalisingly easy to sit down and spend time
doing a complete 'carved in Granite' electrical/mechanical FET design
on paper, building it and then finding real world 'minor' factors
need taking care of that could only have turned up in some long winded
tolerancing episode. E.g fitting some readily available value for a
clock cap' moves the FETs and (say) switching inductors into
occasional discontinuous cycles.
john


John I'm still trying to work out how to contact you by email. Have you
done a seacrh on jjdesigns? Quite amusing really.

--
Gibbo

This email address isn't real.
Guest
Posted: Mon Feb 12, 2007 5:13 pm
D from BC wrote:
Quote:
I'm currently trying to find an effective way to select a mosfet with
the lowest power dissipation for the following circuit values:
Id=2A
Vd=270V
f=100khz
D=40%

Mosfet Driver Specs
Claims up to 2A peak gate drive
Tf = Tf = 14nS with 1nF load

Rdson is just a conduction loss.
Gate capacitance is the main cause of switching loss due to slowing
down driver rates. <<Not sure about that..

Rdson and gate capacitance are inversely proportional for mosfets?
Not sure about that too..
If so...
By finding the balance between Rdson and gate capacitance, I could get
less total power dissipation.

In that case...
Is there a figure of merit...Maybe like Ciss/Rdson? I just go for the
smallest number?

I've been looking at the SPP21N50
Rds(on) 0.19 ohms
Ciss = 2400pF
This mosfet has a great Rdson but I wonder if I could get less
dissipation with more Rdson and less Ciss?

What's a good selection procedure?

I''m hoping for some hints while I google for answers.
D from BC

After reading the book "Switching Power Supplies A to Z" by Sanjaya
Maniktala, I derived the following expression for the switching loss
(Pm) in the Miller region. All the parameters can be found on a
typical mosfet data sheet.

//Back-of-envelope calculation of Miller-plateau crossover loss.
//The Miller loss omits the loss as the drain current swings at
VDS=Vin constant.
//The Miller loss is the largest switching loss which occurs as VDS
swings at IL constant
theta=Qgs/(Qg-Qgd);//Ubiquitous gate-charge factor appearing in Miller
loss formula
Pm=(IL*Vin*Qgd*Rdrive*f/(2*Vdrive))*(1/(1-theta)+1/(theta-Vsat/
Vdrive));
where,
//Parameters (SI units)
f=500.0e3;//Switching frequency
Vdrive=4.5;//Gate driver voltage high voltage
Vsat=0.0;//Gate driver logic low voltage
Rdrive=2.0;//Lumped drive impedance plus mosfet gate resistance Rg
Vin=15.0;//Input voltage for the buck VDS(t=0) for all topologies
IL=22.0;//Free-wheeling diode current
//Mosfet parameters at a typical VDS
Qg=36.0e-9;//Gate charge factor Si4442DY, VDS=15V, VGS=4.5V, ID=22A
Qgs=8.0e-9;//Gate charge factor Si4442DY, VDS=15V, VGS=4.5V, ID=22A
Qgd=10.5e-9;//Gate charge factor Si4442DY, VDS=15V, VGS=4.5V, ID=22A

Stephen
http://www.stebla.pwp.blueyonder.co.uk
D from BC
Posted: Mon Feb 12, 2007 6:10 pm
Guest
On 12 Feb 2007 13:13:26 -0800, stebla@blueyonder.co.uk wrote:

Quote:
After reading the book "Switching Power Supplies A to Z" by Sanjaya
Maniktala, I derived the following expression for the switching loss
(Pm) in the Miller region. All the parameters can be found on a
typical mosfet data sheet.

//Back-of-envelope calculation of Miller-plateau crossover loss.
//The Miller loss omits the loss as the drain current swings at
VDS=Vin constant.
//The Miller loss is the largest switching loss which occurs as VDS
swings at IL constant
theta=Qgs/(Qg-Qgd);//Ubiquitous gate-charge factor appearing in Miller
loss formula
Pm=(IL*Vin*Qgd*Rdrive*f/(2*Vdrive))*(1/(1-theta)+1/(theta-Vsat/
Vdrive));
where,
//Parameters (SI units)
f=500.0e3;//Switching frequency
Vdrive=4.5;//Gate driver voltage high voltage
Vsat=0.0;//Gate driver logic low voltage
Rdrive=2.0;//Lumped drive impedance plus mosfet gate resistance Rg
Vin=15.0;//Input voltage for the buck VDS(t=0) for all topologies
IL=22.0;//Free-wheeling diode current
//Mosfet parameters at a typical VDS
Qg=36.0e-9;//Gate charge factor Si4442DY, VDS=15V, VGS=4.5V, ID=22A
Qgs=8.0e-9;//Gate charge factor Si4442DY, VDS=15V, VGS=4.5V, ID=22A
Qgd=10.5e-9;//Gate charge factor Si4442DY, VDS=15V, VGS=4.5V, ID=22A

Stephen
http://www.stebla.pwp.blueyonder.co.uk

So...the switching loss calculation includes Qgd, Qgs and Qg...or in
other words, every pin to pin capacitance.

Like someone posted...
I'm probably going to select a bunch of mosfets with the right Vds and
Id ratings. ( Price will be a factor at some point.)
Then try'm all in LTSPICE.
(.step mosfetlibrary 1 100 1???) <<Fictional directive but purpose
should be understood... I might make this a new post topic since I'm
new to LTspice.
I estimate about 100 modern mosfets total from multiple sources.
(Vdsmin=300, Idmin=2A)
Say 1min/sim.
So.. I should get my results in about 2 hours..
I'll get the winning mosfet as it applies in my app...
But the set up is a PITA and I'm guessing it'll take all day to
collect models and figure how to configure ltspice.
D from BC
john jardine
Posted: Mon Feb 12, 2007 8:11 pm
Guest
"Gibbo" <gibbo@smartgauge.co.uk> wrote in message
[...]
Quote:


John I'm still trying to work out how to contact you by email. Have you
done a seacrh on jjdesigns? Quite amusing really.

--
Gibbo

This email address isn't real.

I'll try again. (3rd attempt)
Don't know what the f**** happening to the stuff I send but about 6 posts
have gone AWOL over the past week including a hand crafted long nasty rant
about FPGAs. Smile
Never mind. It's ...

john.jardine (the "at" symbol) idnet.co.uk

As an internet device, the "jjdesigns" was bought up in the early days by a
landscaper and dress maker. Watching how this week's been turning out, I'd
probably been better off also following some nice, uncomplicated, detail
free, stress free, son-of-the-soil type activity :)



--
Posted via a free Usenet account from http://www.teranews.com
legg
Posted: Mon Feb 12, 2007 8:47 pm
Guest
On Sun, 11 Feb 2007 10:33:28 GMT, D from BC <myrealaddress@comic.com>
wrote:

Quote:
I found this:
Taken from
http://www.maxim-ic.com/appnotes.cfm/appnote_number/1832
"Once you have narrowed the choice to a specific generation of MOSFET
based on cost (the cost of a MOSFET is very much a function of the
specific generation to which it belongs), select the device within the
generation that will minimize power dissipation. This is the device
with equal resistive and switching losses. Using a smaller (faster)
MOSFET increases resistive losses more than it decreases switching
losses; a larger (low RDS(ON)) device increases switching losses more
than it decreases resistive losses."

Neat.....50 50 on the losses...

Rough formula for switching loss:.
Pdswitching = (Crss x Vin^2 x fsw x Iload) / Igate
(Igate is the MOSFET gate-driver's sink/source current at the MOSFET's
turn-on threshold (the Vgs of the gate-charge curve's flat portion).)

How much does Crss vary among mosfets?
What a PITA...I also have to estimate Igate..
Once I solve for Pd then I can calculate the corresponding Rdson..
Then I have 2 specs to pick a mosfet out of a table of mosfets.

The 'total gate charge' spec includes Crss effects on the duration of
the gate voltage plateau during switching. Unfortunately this is
usually a 'typical' value, at a nominal drain starting voltage.

Keep in mind that you may not be permitted to witch things as fast as
you might want, simply due to the excess noise it may generate in
dependant rectifiers - decoupling these effects with series limiting
elements (beads and such) may be a worthwhile study in a functional
breadboard.

Depending on the budget, methods of assisted switching or zero-voltage
topologies could prove effective at battling noise or temperature
rise.

RL
D from BC
Posted: Wed Feb 14, 2007 5:50 am
Guest
After someone posted a formula I found:
http://www.fairchildsemi.com/an/AN/AN-6005.pdf

So I did some estimates instead of a bunch of spice simulations...

Input data:
Vd= 270V
Id= 2.4A
Idriver=2A
f=100khz
D= 40%

All these Digikey stock parts have about the same total power loss..
FCP20N60
FDH44N50
FQP9N50
FCB11N60
FCB20N60
FCP7N60
SPA08N50C3
SPA12N50C3
SPP16N50C3X

From the above:
Qg(total) ranged from 18nC to 90nC and Rdson ranged from 0.11 to 0.73
ohms..
The winner at an estimated 2.4Watts is Fairchild's Superfet at
Qg(total) = 40nC and Rds(on) =0.32ohms..

So...I could run the math again with a more powerful mos driver...
(Micrel was mentioned with 6A peak drive current.)

Or....
I'm wondering about paralleling mosfets.....
Maybe I could parallel a bunch of speedy low charge mosfets until the
conduction losses are minimal.
Is this practiced in smps design?
Does this explain those seemingly useless high Rds(on) mosfets?
D from BC
 
Page 2 of 2    Goto page Previous  1, 2   All times are GMT - 5 Hours
The time now is Tue Oct 07, 2008 11:49 pm