Main Page | Report this Page
Computers Forum Index  »  Computer - Cadence  »  Page 3 of 81  Goto page Previous  1, 2, 3, 4 ... 79, 80, 81  Next
Topics Replies Author Views Last Post
Finding Missing layout pins...
0 PolyPusher... 19 Mon Sep 14, 2009 4:21 pm
PolyPusher... View latest post
How to swap pin names in schematic and layout by...
1 Reotaro Hashemoto... 17 Mon Sep 14, 2009 4:19 pm
Andrew Beckett... View latest post
Layout XL question...
3 PolyPusher... 20 Mon Sep 14, 2009 2:59 pm
Andrew Beckett... View latest post
full form of icfb ???...
2 Puneet... 13 Fri Sep 11, 2009 9:27 am
Puneet... View latest post
Is it possible to make foreach pair in SKILL?...
1 Reotaro Hashemoto... 18 Thu Sep 10, 2009 1:57 pm
Andrew Beckett... View latest post
How to place multiple instances in schematic or layout...
1 Reotaro Hashemoto... 17 Wed Sep 09, 2009 7:04 pm
Marc Heise... View latest post
Virtuoso -- descend hierarchy prompting...
3 Puneet... 54 Wed Sep 09, 2009 6:33 am
Puneet... View latest post
How to run batch mode LVS?...
1 Min Ting... 8 Wed Sep 09, 2009 12:30 am
I-F AB... View latest post
urgent help...
1 pavan.s.pai at (no spam) gmail.com... 6 Mon Sep 07, 2009 10:21 pm
Muzaffer Kal... View latest post
SKILL: How to rename a pin in Layout?...
2 Min Ting... 6 Mon Sep 07, 2009 12:29 pm
Andrew Beckett... View latest post
How to clear via off grid error after routing in vcar...
0 vivek... 11 Sun Sep 06, 2009 12:22 pm
vivek... View latest post
SOC8.1 issues...
3 Erick... 27 Sun Sep 06, 2009 3:29 am
Erick... View latest post
Assura32 problem...
4 Erick... 18 Sat Sep 05, 2009 2:40 am
Erick... View latest post
Bidirectional Port Problem...
0 Debjit... 7 Fri Sep 04, 2009 5:17 am
Debjit... View latest post
custom digital placer placing blocks of 2 standard...
2 vivek... 10 Wed Sep 02, 2009 4:31 am
vivek... View latest post
modify CDF for all pcells in library...
4 vtcad... 18 Tue Sep 01, 2009 12:48 pm
Andrew Beckett... View latest post
vcar...
4 vivek... 18 Tue Sep 01, 2009 12:02 pm
vivek... View latest post
TRANSISTOR PARAMETERS BY OCEAN SCRIPT...
1 Riad KACED... 11 Sun Aug 30, 2009 4:09 pm
Riad KACED... View latest post
ICFB Visual Problem due to XServer...
3 Debjit... 13 Fri Aug 28, 2009 11:07 am
Riad KACED... View latest post
Display Levels in Layout editor...
2 Riad KACED... 16 Fri Aug 28, 2009 8:53 am
Dougie T... View latest post
ADE simulation problems...
4 Daniel Oliveira... 20 Fri Aug 28, 2009 12:49 am
Daniel Oliveira... View latest post
Simulate extracted view...
5 Konx... 24 Thu Aug 27, 2009 6:03 pm
Riad KACED... View latest post
estimate Cox of a pmos...
5 aredhel_vlsi... 28 Wed Aug 26, 2009 5:54 pm
Andrew Beckett... View latest post
Design Translations in Cadence Virtuoso...
2 Keyur... 16 Wed Aug 26, 2009 12:02 pm
Riad KACED... View latest post
Code to check for instance...
2 Riad KACED... 19 Tue Aug 25, 2009 5:45 pm
PolyPusher... View latest post
reading >2GB tran.tran files...
6 Nicolas... 21 Tue Aug 25, 2009 11:37 am
Nicolas Perrier - PMC Sierra Inc... View latest post
Result Annotation...
0 Andrew Beckett... 16 Tue Aug 25, 2009 11:36 am
Andrew Beckett... View latest post
pin placement in VXL...
1 rick... 22 Tue Aug 25, 2009 7:49 am
Edis... View latest post
Direct Plotting...
0 ecnedad... 12 Tue Aug 25, 2009 7:28 am
ecnedad... View latest post
ocean script in batch mode...
5 Sabyasachi... 21 Sun Aug 23, 2009 11:46 am
Riad KACED... View latest post
Library copy also adding global cellname prefix?...
2 ... 14 Wed Aug 19, 2009 7:59 pm
Riad KACED... View latest post
(IC5141 VLE and not VXL) Getting shapes highlighted by...
4 Sylvain... 36 Wed Aug 19, 2009 4:52 pm
Tim... View latest post
SKILL: How to change net name?...
3 Min Ting... 23 Mon Aug 17, 2009 7:33 pm
Min Ting... View latest post
extract shapes from layout...
7 sajin... 28 Sun Aug 16, 2009 1:49 pm
Andrew Beckett... View latest post
ADE XL issue, simualtion does not run...
5 hspice... 15 Sun Aug 16, 2009 1:46 pm
Andrew Beckett... View latest post
Wired net name in post-layout netlist...
1 Yawei Guo... 18 Sun Aug 16, 2009 1:31 pm
Andrew Beckett... View latest post
Is it possible to connect two layout instance by...
7 Reotaro Hashemoto... 13 Sun Aug 16, 2009 12:54 pm
Andrew Beckett... View latest post
drawing arc's in Virtuoso...
3 rick... 10 Sun Aug 16, 2009 11:07 am
Andrew Beckett... View latest post
fresh nike shoes,nike boxing shoes,colorful nike...
0 cynthiaga tinaco... 10 Sat Aug 15, 2009 1:06 am
cynthiaga tinaco... View latest post
SKILL: How to modify an existing net name?...
1 Min Ting... 5 Thu Aug 13, 2009 6:42 pm
Riad KACED... View latest post
net/node name aliases in spectre netlist...
0 Sugan... 27 Wed Aug 12, 2009 11:52 pm
Sugan... View latest post
SKILL: How to create a list of all the cells in a...
3 Min Ting... 20 Tue Aug 11, 2009 10:09 pm
Min Ting... View latest post
SKILL: how to convert from a struct to association...
4 eyn... 9 Tue Aug 11, 2009 11:22 am
Riad KACED... View latest post
ADE L: how to change component parameters...
0 Konx... 12 Mon Aug 10, 2009 11:54 am
Konx... View latest post
How to construct a script to run DRC on multiple cells...
5 Min Ting... 11 Fri Aug 07, 2009 8:37 pm
Min Ting... View latest post
generic schematic gates and layout...
0 rick... 9 Thu Aug 06, 2009 2:59 pm
rick... View latest post
IC613 : hiCreateMenuItem + hiMakeLPChoiceList icons =...
2 Sylvain... 16 Thu Aug 06, 2009 12:22 pm
Sylvain... View latest post
cadence and matlab...
2 Sabyasachi... 33 Thu Aug 06, 2009 11:14 am
Riad KACED... View latest post
AMS Simulator ConnectLib problem...
1 Riad KACED... 19 Thu Aug 06, 2009 7:08 am
Debjit... View latest post
Problem with transmission line and SpectreRF Cadence...
0 Riad KACED... 11 Tue Aug 04, 2009 6:50 pm
Riad KACED... View latest post
 
Page 3 of 81    Goto page Previous  1, 2, 3, 4 ... 79, 80, 81  Next   All times are GMT
The time now is Sat Dec 05, 2009 2:26 pm