| Computers Forum Index » Computer - Cadence » spectre netlist format... |
|
Page 1 of 1 |
|
| Author |
Message |
| HR... |
 Posted: Tue Oct 13, 2009 2:56 pm |
|
|
|
Guest
|
Hi
Can any one help me how can i defined the array of the variable in the
spectre netlist
Example;
var[0:9] is my verilig AMS varibale
In the spectre netlist how can i defined the above variable. |
|
|
| Back to top |
|
|
|
| Andrew Beckett... |
| Posted: Wed Oct 14, 2009 5:15 am |
|
|
|
Guest
|
HR wrote, on 10/13/09 15:56:
Quote: Hi
Can any one help me how can i defined the array of the variable in the
spectre netlist
Example;
var[0:9] is my verilig AMS varibale
In the spectre netlist how can i defined the above variable.
I've no idea what you're asking here, even compensating for the typos. I don't
know what relevance an Verilog AMS variable has in a spectre netlist.
Please explain in more detail what you're trying to do!
Regards,
Andrew. |
|
|
| Back to top |
|
|
|
| Riad KACED... |
| Posted: Thu Oct 15, 2009 8:53 pm |
|
|
|
Guest
|
Hi HR,
I'm struggling to undetsrand too ...
Anyway, best way for you is to generate a Spectre Direct (Not AMS with
spectre solver) netlist from your schematic to see how arrays (busses)
are translated into Spectre.
Starting from IC5.1.41.500.6.130, arrays 10-vector wire like Var<0:9>
(as in Schematic notation) would be translated to Spectre as Var
\<0\>, Var\<1\> ... etc. Prior to that version, it would have been
translated as Var_0, Var_1 ... etc.
Cheers,
Riad. |
|
|
| Back to top |
|
|
|
|
